| Ref<br># | Hits | Search Query                                 | DBs                                    | Default<br>Operator | Plurals | Time Stamp       |
|----------|------|--|--|---------------------|---------|------------------|
| L1       | 192  | 703/28.ccls.                                 | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | OFF     | 2005/10/13 11:24 |
| L2       | 2649 | (variable or adjustable) near clock          | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | ON      | 2005/10/13 11:32 |
| L3       | 2588 | L2 and @ad<"200100510"                       | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | ON      | 2005/10/13 11:34 |
| L4       | 2    | (dynamically adj programmable)<br>near clock | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | ON      | 2005/10/13 11:34 |
| L5       | 1925 | programmable near clock                      | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | ON      | 2005/10/13 11:34 |
| L6       | 1902 | L5 and @ad<"200100510"                       | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | ON      | 2005/10/13 12:32 |
| L7       | 250  | L6 and (fpga or pld)                         | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | ON      | 2005/10/13 12:32 |
| L8       | 217  | dynamic adj clock                            | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | OFF     | 2005/10/13 12:32 |
| L9       | 211  | L8 and @ad<"200100510"                       | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | ON      | 2005/10/13 12:33 |
| L10      | 145  | L8 and @ad<"20010510"                        | US-PGPUB;<br>USPAT;<br>EPO;<br>DERWENT | OR                  | ON      | 2005/10/13 12:33 |



Home | Login | Logout | Access Information | Alerts |

## Welcome United States Patent and Trademark Office

☐ Search Results

**BROWSE** 

**SEARCH** 

**IEEE XPLORE GUIDE** 

Results for "((fpga<and>variable clock speed)) <and> (pyr >= 1951 <and> pyr <= 2001)" Your search matched 0 documents.

**⊠**e-mail

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History

**Modify Search** 

**New Search** 

((fpga<and>variable clock speed)) <and> (pyr >= 1951 <and> pyr <= 2001)

Citation C Citation & Abstract

**>>** 

Check to search only within this results set

» Key

IEEE Journal or

Magazine

**IEE JNL** 

**IEE CNF** 

IEEE JNL

IEE Journal or Magazine

**IEEE CNF** 

IEEE Conference

Proceeding

IEE Conference

Proceeding

IEEE STD IEEE Standard

No results were found.

Display Format:

Please edit your search criteria and try again. Refer to the Help pages if you need assistan

search.

Help Contact Us Privacy &:

© Copyright 2005 IEEE -

Indexed by #Inspec



Home | Login | Logout | Access Information | Alerts |

## Welcome United States Patent and Trademark Office

□ Search Results

**BROWSE** 

SEARCH

**IEEE XPLORE GUIDE** 

Results for "((fpga<and>dynamic clock )) <and> (pyr >= 1951 <and> pyr <= 2001)" Your search matched 3 of 1243738 documents.

 $\Box$ 

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

**⊠**e-mail

**>>** 

» Search Options

View Session History **Modify Search** 

New Search

((fpga<and>dynamic clock )) <and> (pyr >= 1951 <and> pyr <= 2001)

» Key

IEEE Journal or

IEEE JNL **IEE JNL** 

Magazine

IEE Journal or Magazine

**IEEE CNF** 

IEEE Conference Proceeding

**IEE CNF** IEE Conference

Proceeding

IEEE STD IEEE Standard

Select Article Information

Check to search only within this results set

1. Dynamic clock management for low power applications in FPGAs 

Brynjolfson, I.; Zilic, Z.;

Custom Integrated Circuits Conference, 2000. CICC. Proceedings of the IEEE

21-24 May 2000 Page(s):139 - 142

Digital Object Identifier 10.1109/CICC.2000.852635

AbstractPlus | Full Text: PDF(344 KB) IEEE CNF

2. Asynchronous processor survey

Werner, T.; Akella, V.;

Computer

Volume 30, Issue 11, Nov. 1997 Page(s):67 - 76

Digital Object Identifier 10.1109/2.634866

AbstractPlus | References | Full Text: PDF(352 KB) | IEEE JNL

3. Router plugins: a software architecture for next-generation routers

Decasper, D.; Dittia, Z.; Parulkar, G.; Plattner, B.;

Networking, IEEE/ACM Transactions on

Volume 8, Issue 1, Feb. 2000 Page(s):2 - 15

Digital Object Identifier 10.1109/90.836474

AbstractPlus | References | Full Text: PDF(524 KB) | IEEE JNL

Contact Us Privacy &:

© Copyright 2005 IEEE -

indexed by #Inspec



Home | Login | Logout | Access Information | Alerts |

## Welcome United States Patent and Trademark Office

☐ Search Results **BROWSE SEARCH IEEE XPLORE GUIDE** 

Results for "((pld<and>dynamic clock )) <and> (pyr >= 1951 <and> pyr <= 2001)" Your search matched 0 documents.

☑ e-mail

**>>** 

A maximum of 100 results are displayed, 25 to a page, sorted by Relevance in Descending order.

» Search Options

View Session History **Modify Search** 

**New Search** ((pld<and>dynamic clock )) <and> (pyr >= 1951 <and> pyr <= 2001)

Check to search only within this results set

» Key Display Format: 

**IEEE JNL** IEEE Journal or Magazine

No results were found.

**IEE JNL** IEE Journal or Magazine

**IEEE CNF** Proceeding Please edit your search criteria and try again. Refer to the Help pages if you need assistan

**IEE CNF** IEE Conference search. Proceeding

IEEE STD IEEE Standard

IEEE Conference

Help Contact Us Privacy &:

© Copyright 2005 IEEE -

Indexed by #Inspec